

Notice of References Cited		Application/Control No.	Applicant(s)/Patent Under Reexamination	
		10/718,678	MATSUMOTO	
Examiner		Art Unit		Page 1 of 1
Heather A. Doty		2813		

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,788,392	09-2004	Nakano, Hitoshi	355/72
	B	US-2001/0026355	10-2001	Aoki et al.	355/30
	C	US-6,619,903	09-2003	Friedman et al.	414/331.14
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	JP 11-109696	04-1999	Japan	Hata Masaaki	G03F 1/08
	O	05-114540	05-1993	Japan	Obara Hitoshi	H01L 21/027
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	S. Wolf and R.N. Tauber, Silicon Processing for the VLSI Era, Vol. 1, 2 nd edition, Lattice Press, 2000, pg. 527.
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.